



FIG.1



2/11

FIG. 2



3/11

FIG.3






FIG.4




5/11

FIG. 5



6/11

FIG. 6



**FIG. 7**

The diagram illustrates a gain switching circuit 32. It features a GATE GENERATING CIRCUIT 23, two LEVEL DETECTING CIRCUITS 15 and 16, two JUDGING CIRCUITS 17 and 18, two LEVEL HOLDING CIRCUITS 19 and 20, and a DELAYING CIRCUIT 21. The circuit is powered by Vcc and has a RESET IN input. The output is Vout. The circuit is divided into two main sections: a top section containing the GATE GENERATING CIRCUIT 23, LEVEL DETECTING CIRCUIT 15, JUDGING CIRCUIT 17, and LEVEL HOLDING CIRCUIT 19; and a bottom section containing the LEVEL DETECTING CIRCUIT 16, JUDGING CIRCUIT 18, and LEVEL HOLDING CIRCUIT 20. The DELAYING CIRCUIT 21 is connected to the output of the LEVEL HOLDING CIRCUIT 19. The circuit is controlled by a GATE signal (G) and a RESET signal (RESET IN). The output of the circuit is Vout. The circuit is also connected to a Vcc supply and a RESET IN input. The circuit is divided into two main sections: a top section containing the GATE GENERATING CIRCUIT 23, LEVEL DETECTING CIRCUIT 15, JUDGING CIRCUIT 17, and LEVEL HOLDING CIRCUIT 19; and a bottom section containing the LEVEL DETECTING CIRCUIT 16, JUDGING CIRCUIT 18, and LEVEL HOLDING CIRCUIT 20. The DELAYING CIRCUIT 21 is connected to the output of the LEVEL HOLDING CIRCUIT 19. The circuit is controlled by a GATE signal (G) and a RESET signal (RESET IN). The output of the circuit is Vout. The circuit is also connected to a Vcc supply and a RESET IN input.





FIG.8





9/11

FIG. 9





FIG.10



11/11

FIG. 11

